Faculty profile
Reza Sedaghat
Back to facultyThis profile is built from public research funding records (CIHR, NSERC and SSHRC). We have not imported them from a Toronto Metropolitan University directory, so their publications, courses and email address may be missing. Find their university profile.
Latest funding
- $120,000
An Adaptive Multi Objective Optimization Framework for Next Generation Resource Constrained Communication systems
NSERC · 2017 · Principal investigator
- $81,000
Dynamic delay fault testing of high-performance digital circuit in deep submicron technology
NSERC · 2007 · Principal investigator
- $80,000
FPGA-based fault simulation of transistor level faults at gate level with optimized mapping
NSERC · 2002 · Principal investigator
An Adaptive Multi Objective Optimization Framework for Next Generation Resource Constrained Communication systems
Principal investigators: Sedaghat, Reza
Dynamic delay fault testing of high-performance digital circuit in deep submicron technology
Principal investigators: Sedaghat, Reza
FPGA-based fault simulation of transistor level faults at gate level with optimized mapping
Principal investigators: Sedaghat, Reza
From CIHR, NSERC and SSHRC funding decisions: CIHR since 2008, NSERC since 1991 and SSHRC since 1998, including their latest published competition results.
A short, specific email works best. This draft uses one of their recent papers; replace the parts in brackets with your own details before sending.